



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED

SEP-6 2001

TO 2000 MAIL ROOM

Applicant: Suraj J. Mathew et al.

Title: METHOD TO FABRICATE SURFACE P-CHANNEL CMOS

Docket No.: 303.744US1

Filed: March 14, 2001

Examiner: Unknown

Serial No.: 09/808,261

Due Date: N/A

Group Art Unit: 2812

Commissioner for Patents
Washington, D.C. 20231

We are transmitting herewith the attached:

☒ Communication Re: Incorrect Filing Receipt (1 pg.)

☒ Copy of Filing Receipt (1 pg.)

☒ A return postcard.

☒ Copy of First page of the Application (1 pg.)

No Additional fee is required.


SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: David C. Peterson
Name: David C. Peterson
Reg. No. 47,857
DCP:CMG:clh

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this 9 day of May, 2001.

Chris Hammond
Name

Chris Hammond
Signature



S/N 09/808,261

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Suraj J. Mathew et al.

Examiner: Unknown

Serial No.: 09/808,261

Group Art Unit: 2812

Filed: March 14, 2001

Docket: 303.744US1

Title: METHOD TO FABRICATE SURFACE P-CHANNEL CMOS

PATENT

RECEIVED

#2/KR
9/13/01
V. Vannal

COMMUNICATION RE: INCORRECT FILING RECEIPT

Commissioner for Patents
Washington, D.C. 20231

Applicants hereby request correction of the Filing Receipt with respect to the above-identified patent application. In the Filing Receipt received May 3, 2001, (copy enclosed), the Title is incorrect. The Filing Receipt reads: **Method to Fabricate Surface P-Channel Transistor CMOS**. The Filing Receipt should read: **Method to Fabricate Surface P-Channel CMOS**. This is evidenced by the first page of the application (copy enclosed).

Applicants would appreciate the above-identified printing error be corrected and that a new "corrected" filing receipt be sent to Applicants' representatives at the address given below.

Respectfully submitted,

SURAJ J. MATHEW ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6944

Date

5/7/01

By

David C. Peterson

David C. Peterson
Reg. No. 47,857
DCP:CMG:clh

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner of Patents, Washington, D.C. 20231, on 5/9/2001
Date of Deposit

Chris Hammond
Chris Hammond



UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 20231
www.uspto.gov

APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
09/808,261	03/14/2001	2812	1730	303.744US1	7	50	9

CONFIRMATION NO. 3364

FILING RECEIPT



OC00000006006392

Schwegman, Lundberg, Woessner & Kluth, P.A.
Attn: David C. Peterson
P.O. Box 2938
Minneapolis, MN 55402

Date Mailed: 04/25/2001

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Customer Service Center. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Suraj J. Mathew, Boise, ID;
Jigish D. Trivedi, Boise, ID;

14 JUNE 2001 - 3 MO. 10/1
14 JAN. 2002 - 10 MO. 11/1
14 MAR. 2002 - CONV. EXP.

Assignment For Published Patent Application

Micron Technology, Inc.;

Domestic Priority data as claimed by applicant

Foreign Applications

If Required, Foreign Filing License Granted 04/24/2001

Projected Publication Date: 09/19/2002

Non-Publication Request: No

Early Publication Request: No

Title

Method to fabricate surface p-channel transistor CMOS

Schwegman, Lundberg,
Woessner & Kluth, P.A.

MAY 03 2001
RECEIVED

RECEIVED
SEP - 6 2001
10 2800 MAIL ROOM



METHOD TO FABRICATE SURFACE P-CHANNEL CMOS

RECEIVED
SEP-6 2007
16-2000 MAIL ROOM

Field of the Invention

The invention relates to the fabrication of semiconductor devices, such as dynamic random access memory devices, and more particularly to patterning and fabrication surface p-channel transistor devices.

5

Background of the Invention

Complementary metal-oxide-semiconductor (CMOS) technology is widely used in integrated circuits (ICs) due to the lower power consumption as compared to previously preferred NMOS or Bipolar IC's. CMOS is so named because it uses both p- and n-channel transistors in its ICs. However, fabricating both p-channel and n-channel
10 transistors on the same IC adds a number of processing steps to the IC fabrication process.

The n-channel devices typically require n+ poly silicon gate material to set the correct turn-on voltage (threshold). The p-channel devices can be either a buried channel or surface channel device depending on whether n+ or p+ poly silicon is used for the gate
15 material. When a p-channel transistor uses the same n+ poly silicon material as the NMOS device, then it is considered to be a buried p-channel device and the subsequent fabrication process becomes cost-effective. As a result, buried p-channel devices were predominantly used in DRAM and SRAM technologies. The disadvantage of buried p-channel devices is that they are slow (lower current drive) and have non-scalable
20 threshold voltages. DRAM's, till recently, decided to stay with the buried p-channel transistors since it kept the rest of the processing in the array and peripheral n-channel transistors simpler. On the other hand, to achieve higher speed and voltage scalability the SRAM's elected to switch to surface p-channel devices. CMOS with surface p-channel transistors, however, needed a hardened gate oxide and two separate formations of gate
25 poly silicon (n+ and p+) resulting in an extra masking step. With the addition of across



UNITED STATES PATENT AND TRADEMARK OFFICE

FILE COPY

 COMMISSIONER FOR PATENTS
 UNITED STATES PATENT AND TRADEMARK OFFICE
 WASHINGTON, D.C. 20231
 www.uspto.gov


Bib Data Sheet

CONFIRMATION NO. 3364

SERIAL NUMBER 09/808,261	FILING DATE 03/14/2001 RULE	CLASS 438	GROUP ART UNIT 2812	ATTORNEY DOCKET NO. 303.744US1
APPLICANTS Suraj J. Mathew, Boise, ID; Jigish D. Trivedi, Boise, ID;				
** CONTINUING DATA ***** <i>More a</i>				
** FOREIGN APPLICATIONS ***** <i>More a</i>				
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 04/24/2001				
Foreign Priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 (a-d) conditions <input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after Allowance		STATE OR COUNTRY ID	SHEETS DRAWING 7	TOTAL CLAIMS 50
Verified and Acknowledged Examiner's Signature _____ Initials _____		INDEPENDENT CLAIMS 9		
ADDRESS Schwegman, Lundberg, Woessner & Kluth, P.A. Attn: David C. Peterson P.O. Box 2938 Minneapolis, MN 55402				
TITLE Method to fabricate surface p-channel CMOS				
FILING FEE RECEIVED 1730	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit	